.tnir/in/lit\_

# QDC Engine Quick Reference Guide

Software Version 16.2 and above Part Number: XXXXX Document Number: 1.0



£nin/in/nt

#### IMPORTANT NOTICE

#### COPYRIGHT

The material in this document is copyright to Fairlight ESP Pty Ltd, and may not be quoted or reproduced in any form without written permission from the company.

#### LIMITED WARRANTY POLICY

All the software and hardware provided with, or purchased especially for, Fairlight products has been tested for functionality. Fairlight ESP Pty Ltd will make its best efforts to correct reported defects for future releases subject to technical practicabilities. Fairlight ESP will also replace any defective media on which software has been delivered provided that the item to be replaced is returned to the dealer who supported the product within 90 days of purchase.

Fairlight ESP Pty Ltd makes no warranty or representation either expressed or implied with respect to the system's performance or fitness for a particular purpose.

In no event will Fairlight ESP Pty Ltd be liable for direct or indirect damages arising from any defect in the product or its documentation. Further, Fairlight ESP Pty Ltd will not accept any liability for any programs, sounds, audio recording or sequences stored in or used with Fairlight products, including the cost of recovery of such data.

The warranties, remedies and disclaimers above are exclusive and take precedence over all others, oral or written, express or implied, to the extent permitted by law in the geographical area of the product's use. No employee of Fairlight ESP, agent, distributor or employee of an agent or distributor is authorized to offer any variation from this policy.

Copyright 2000:

Fairlight ESP Pty Ltd,

Unit 2, 1 Skyline Place,

French's Forest, NSW 2086,

AUSTRALIA.

Telephone +61 2 8897 9999

Fax +61 2 8897 9900

.tvirlig/ut\_...

# **C**ONTENTS

IMPORTANT NOTICE
CERTIFICATES & COMPLIANCES
MAINS PLUGS & MAINS POWER CORDS
OBTAINING TECHNICAL SUPPORT7
<b>SECTION 1 - INTRODUCTION</b>
SECTION 2 - DRIVE INSTALLATIONS
SECTION 5 - CONFIGURING DISK DRIVES 15 5.1 External Hard Disk Drives 15 5.1.1 Wide Based Disk Drives 15 5.1.2 Narrow Based Disk Drives 15 5.1.2 Configuring The Engine For Narrow Use
<ul><li>3.2 Checking for Newly Installed SCSI</li><li>Devices</li></ul>
SECTION 4 - CONNECTING TO A LOCAL AREA
SECTION 5 - CONFIGURING AUDIO I/O

SECTION 6 - DIAGNOSTIC COMMANDS
7.1 JTAG
7.2 JTAG +config
7.3 QDCINIT
Section 7 - Routine Maintenance
7.1 Cleaning The Exterior Of The Units 27
7.2 Cleaning The Monitor Screens27
7.3 Cleaning The Engine Air Filter
SECTION 8 - ODC DIAGNOSIS
TDI STUCK HIGH/LOW DURING
STARTUP
QDC XILINX DONE ERRORS
BLOWALL DOES NOT WORK
COMMAND INFO
LONG SVGA RUNS
TO TURN OFF DITHER
TO MONITOR SYSTEM INTERUPTS 30
TO RE-INITALISE A QDC THAT CAN'T BE ACCESSED (HARDWARE REVISION 0) 31
Appendix - Connection Specifications
Introduction
A1 - Audio I/O Configuration
QDC Configuration 34
A1.1 Analog Audio I/O Specifications 35
A1.2 Digital Audio I/O Specifications 35
Appendix - Connection & Signal
A2 Control & Reference Pinouts 50
A3 General Purpose Interface51
A4 Mixer 52
A5 Controller53
A6 Printer54
A8 9-Pin A 55

.twirlig/ut\_\_\_

A9 9-Pin B 55
A10 9-Pin Slave 56
A11 LTC - I/O 56
A12 Serial Port 57
A13 Midi I/O 57
A14 AES Sync I/O 58
A15 Modem 58
A16 VGA 59
A17 Video Sync - In 59
A18 Word Clock - In 59
A19 Word Clock - Out 59
A20 Dimensions 60
A20.1 Engine 60

friir/iig/it

# **CERTIFICATES & COMPLIANCES**

#### **CC EMISSION CONTROL**

This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a commercial environment. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instruction manual, may cause harmful interference to radio communications.

The QDC Engine conform to the EMC directives :-

EN 55022:1998 Class A - Emissions

EN 55024:1998 Class 3 - Susceptibility

The QDC Engine also conform to the Safety directives :-

UL 1419 - Professional Video & Audio Equipment

IEC 60950 - Information Technology Equipment

For further information on EMC procedures please refer to the following titles:-

Noise Reduction Techniques In Electronic Systems by Henry W Ott

EMC by Tim Williams

Operation of this equipment in a residential area is likely to cause harmful interference in which case the user will be required to correct the interference at his own expense. Changes or modifications not expressly approved by Fairlight ESP can affect emission compliance and could void the user's authority to operate this equipment.

CHARACTERISTICS	DESCRIPTION
Equipment Type	Supplemented Data: Information Technology
Equipment Class	Supplmental Data: Class 1 - Grounded equipment
Installation Catergory	Requirment Category 2 - Local level appliances, portable equipment etc.
Pollution Degree	Requirment: Level 2 operating enviorment - Normally only non-conductive pollution occurs. Occasionally there may be a temporary conductivity caused by condensation.

frirVirWit

# SAFETY SYMBOLS

The lightning flash with arrowhead symbol, within an equilateral triangle, is intended to alert the user to the presence of un-insulated "dangerous voltage" within the product's enclosure; that may be of sufficient magnitude to constitute a risk of electric shock to persons. L'eclair, dans une triangle, est destiné à alerter l'utilisateur de la présence de haute tension dangereuse non isolée dans l'enclosure du produit, qui peut être d'un voltage suffisant pour constituer un risque d'électrocution. Das dreieckige Schild mit Blitzsymbol soll den Benutzer vor unisolierten Hochspannungen innerhalb des Gerätes warnen. Es besteht Lebensgefahr durch elektrischen Schlag! El simbolo del rayo dentro de un triángulo equilátero, es usado para indicar la presencia de un voltage peligroso en el interior del aparato, de suficiente intensidad, como para constituir riesgo de electrocución a las personas. |三角形内加上闪电似的箭号" 表 示机件 / 机器内部有"暴露的高电 ,可能造成触电的危险。 The exclamation point within an equilateral triangle is intended to alert the user to the presence of important operating and maintenance instructions in the literature accompanying the appliance. Le point d'exclamation dans une triangle est destiné à alerter l'utilisateur de la présence d'instructions importantes de fonctionnement et d'entretien dans la littérature accompagnant l'appareil. Das dreieckige Schild mit Ausrufungszeichen soll den Benutzer auf wichtige Bedienungs- und Wartungshinweise in der Bedienungsanleitung hinweisen. El simbolo de exclamación dentro de un triángulo equilátero avisa al usuario de la presencia de instrucciones importantes acerca del funcionamiento y mantención del aparato en los documentos que se

"三角形内加上感叹号"表示提醒 使用者查阅附上的"重要操作和维 修指南"。

.friirlig/it\_

# MAINS PLUGS & MAINS POWER CORDS

The following lists the recommended Mains Plugs and Leads for use in various countries throughout the world.

achment Plu	Igs
Rating	Country
10A @ 250VAC	UK
10A @ 250VAC	India, Kenya, Nigeria, Kuwait, Parts of Asia and the Far East
10A @ 250VAC	France & Belgium
10A @ 250VAC	Europe
10A @ 250VAC	Switzerland
10A @ 250VAC	Italy
10A @ 250VAC	USA
ower Leads	
Rating	Country
10A @ 250VAC	Canada & Japan
10A @ 250VAC	Switzerland
10A @ 250VAC	Italy
10A @ 250VAC	Denmark
10A @ 250VAC	Australia, New Zealand, Fiji, Papua New Guinea, Republic of China
- 10A @ 250VAC	USA
	Rating   10A @ 250VAC   10A @ 250VAC

.fnir/in/ht\_

# **OBTAINING TECHNICAL SUPPORT**

Users requiring technical support should contact their local Fairlight office or distributor.

Information can also be found on the world wide web at :-

http://www.fairlightesp.com

United Kingdom	USA – West Coast							
Fairlight ESP Limited Unit 12, Spectrum House 32-34 Gordon House Road London NW5 1LP England Tel: +44 171 267 3323 Fax: +44 171 267 0919	Fairlight USA 844 North Seward Street, Hollywood, CA90038 USA Tel: +1 323 465 0070 Fax: +1 323 465 0080							
France	USA – East Coast							
Fairlight France 41-43 Rue des Peupliers 92100 Boulogne-Billancourt Paris France Tel: +33 1 4610 9292 Fax: +33 1 4610 9295	Fairlight USA 2 West 45 <sup>th</sup> Street, Suite 605 New York, NY 10036 USA Tel: +1 212 819 1289 Fax: +1 212 819 0376							
Germany	Japan							
Fairlight Deutschland Gmbh August-Bebel-Strasse 26-53 14482 Potsdam-Babelsberg Berlin Germany Tel: +49 331 721 2930 Fax: +49 331 721 2933	Fairlight Japan Inc. Seijyo 4-2-23, Setagaya-Ku, Tokoyo 157-0066 Japan Tel: +81 3 5940 1515 Fax: +81 3 5940 1516							
Asia -	Pacific							
Fairlight ES Unit 2, 1 Sk Frenchs Fore Aust Tel: +61 2 8977 9999	P Pty.limited cyline Place, est NSW 2086 cralia Fax: +61 2 8977 9900							

.friirlig/tt

# SECTION 1 - INTRODUCTION

The aim of this manual is to provide configuration and service information to assist technical personnel when providing support for Fairlight QDC Engine products.

The manual is intended to be regularly updated with information, as the QDC Engine begins to be installed across a wide range of audio facilities.



The QDC Engine currently ships with the following products :-

- Merlin
- FAME 2
- Prodigy 2
- MFX3.48

5mir/in/wt

#### **1.1 STATIC PRECAUTIONS**

Please take note that all Fairlight manufactured electronic modules are static sensitive and should be handled under anti static conditions. When working on a system always ensure that you have an anti static lead connected and that the system is connected to ground through an earth lead.

Never work on the system while powered up unless you are authorized by Fairlight to do so. As a matter of practice always touch the external chassis of the system before opening the front panel. If cards are not handled under anti static procedures your machine may sustain damage which could either cause a complete failure or may cause intermittent crashes and subsequential system failure.

When handling cards please ensure that they are placed in anti static bags when not in the system. For shipment purposes electronic modules should be placed in an anti static bag and then suitably surrounded with loose packaging materials in a solid card board box. Cards shipped to Fairlight without the correct anti static packaging will have their warranty voided. If you have any enquiries on this matter please feel free to contact your local Fairlight office or distributor.

#### **1.2 Environment**

The system is designed to be operated in a clean air-conditioned environment. Generally, an area comfortable for people ( $20^{\circ}$ C -  $21^{\circ}$ C) should be suitable. The rack mounted units and disk drives, use fans for ventilation. Users may find it desirable to install these units away from the operator/console location.

Make sure that the rack units can access cool air through the opening on the front of the Engine and expel warm air from the back. As with all computer systems, the Fairlight will operate more reliably if static generating floor coverings are avoided.

Do not fit the Engine into a closed environment except where ducted cool air is forced through the Rack. Do not run the Engine whilst it is on the ground as it will accumulate dust, which may eventually cause a failure.

The Engine unit is normally installed in a suitable 19" rack which is at least 600 mm deep, or has an open back section. It is recommended that external hard drives be mounted on a rack tray, above or below the Engine, using the shortest possible cables to prevent SCSI bus corruption.

Please Avoid:

- Fitting the Engine where air circulation will be restricted.
- Installing Engine close to heat sources.
- Installing in dusty or damp area.
- Installing in area subject to vibration.
- Installing in area with strong magnetic or electric fields

twirWigML

# SECTION 2 - DRIVE INSTALLATIONS

#### 2.1 INTRODUCTION

The following section deals with installing internal and external SCSI based media devices and configuring them for use with the QDC Engine. For information regarding approved SCSI drives please refer to a local Fairlight ESP office or distributor.

#### 2.2 INSTALLING INTERNAL HARD DISK DRIVES

The QDC Engine has been designed to accept two fixed 3.5" disk drives and 2 removable 5.25" drive enclosures fitted on to an internal drive bracket. The system comes configured with one system disk which contains the O/S9 Operating System and application software. This allows for 3 media drives to be fitted internally. The two removable drive carriers have been designed to provide durable and reliable mounting for 3.5" SCSI drives within 5.25" half height peripheral slots.

The Internal SCSI buss is connected via a SCSI loom directly to the motherboard. The SCSI buss is based on the Ultra Wide, 68 Pin configuration

1 To install a hard drive within the Engine, first remove the dress panel.



2. Next, unscrew the eight screws holding the front panel in place, gently pull the front panel away from the Engine, being careful to note the three cables connected to the back of the panel from the power supply and the back plane within the Engine.

3. Disconnect the fan power loom from the connector labeled F1 on the back plane.

4. Using a small flat headed screwdriver, turn the red screw (anti-clockwise) on the power switch connector on the rear of the front panel.

5. Disconnect the power connector, leading from the Power On switch to the F2 connector on the back plane (and leading to the Power Supply).

6. Disconnect the SCSI extender cable from the internal SCSI cable, mounted on the right side of the power supply.

7. The front panel can now be removed fully from the front of the Engine and placed on a suitable surface until reinstallation.

8. Next remove the three bolts holding the drive mount bracket in place.



Kingston Drive Unit

9. Pull out the bracket from the Engine being careful to disconnect the power cable for the fan attached.

10. Remove termination blocks and set a unique SCSI ID on the drive. Refer to the SCSI drives manufacturers User Manual for details.

11. Insert the drive or cradle, into one of the appropriate sections of the enclosure.

12. Mount four screws to the two sides of the drive bracket to allow the device to remain securely fastened. Note - These screws should be supplied with the drive.

13. Connect the Drive Bracket SCSI extender cable to the internal SCSI cable connector.

14. Connect the power loom on to the back of the cradle or disk drive.

15. Insert the drive bracket back into the Engine and attach the three bolts and fan power cable again.

16. Reattach the front panel, remembering to attach the fan power loom to the F1 connector on the backplane and connect the two power connectors onto the back of the Power On switch.

#### 2.3 INSTALLING EXTERNAL HARD DISK DRIVES

An additional SCSI controller can be added to the system and fitted in one of three PCI slots on the PXY Main Processor Board. With the controller physically installed an additional 4 SCSI devices can be connected to the system bringing the available devices allowed to 7.

All cabling to SCSI devices must be kept as short as possible and the Buss must be terminated using an active SCSI terminator plugged into the last drive in the chain. SCSI I.D.'s can be 0 through to 6. SCSI I.D. 7 is reserved for the internal SCSI controller.

Some disks have SCSI terminating resistors in place and this should be checked and resistors removed when extra disks are being added to the system. Lower transfer rates and SCSI errors will result if the buss is not correctly terminated.

#### 2.3.1 Adding An Additional SCSI Card

1. Remove the pozi-drive screws using a pozi 1 drive screwdriver.

2. The System I/O Panel must be removed from the Engine. Pull outwards the two compact PCI receptacle holders and slowly pull the panel out from the back of the Engine.

3. Next remove the SCSI loom from the PXY Main Processor Board and fully remove the System I/O Panel from the Engine and lay it horizontally on a anti static surface.

WARNING - MAKE SURE ANTI-STATIC PRECAUTIONS HAVE BEEN TAKEN BEFORE COMMENCING WORK ON THE ENGINE AND PXY MAIN PROCESSOR CARD.



PCI Compact Receptacles

4. Lay the System I/O Panel on its side so that the PXY Main Processor Board is horizontal.

5. Choose one of the available PCI slots on the PXY Main Processor Board and remove the blanking plate. Remember to remove the screw holding the plate in place !

friir Iinfill



Horizontal PXY Main Processor Board / System I/O Panel

6. Insert the SCSI Card into the PCI slot, making sure the connectors are fully inserted

7. Screw the Card onto the back plane.

8. Insert the System I/O Panel back into the Engine, being careful to reconnect to the compact PCI back plane.

9. Before fully inserting the System I/O Panel, reattach the SCSI loom to the SCSI connector on the PXY Main Processor Board.

10. Pull the PCi Compact Receptacles holders inwards to lock the board in place.

11. Replace the pozi-drive screws into the PXY Main Processor Board.

12. The physical installation is now complete.

# SECTION 5 - CONFIGURING DISK DRIVES

#### 5.1 EXTERNAL HARD DISK DRIVES

An additional SCSI controller can be added to the system and fitted in one of three PCI slots on the PXY Main Processor Board. With the controller physically installed an additional 7 SCSI devices can be connected to the system.

#### 5.1.1 WIDE BASED DISK DRIVES

The Ultra Wide single ended SCSI specification is used within the internal and external SCSI busses. This allows for ultra fast transfers speeds from a disk drive up to 40 megabytes a second.

The SCSI controller comes configured with a single ended 68 Pin configuration connector.

Only a Fairlight supplied SCSI Controller can be installed and configured with the Engine.



All cabling to SCSI devices must be kept as short as possible. The maximum length for the entire buss must not exceed more than 1.5 meters. It is highly recommended that drive enclosures with an active backplane be used to reduce cable lengths.

Some disks have SCSI terminating resistors in place and these should be checked and resistors removed when extra disks are being added to the system.

The last disk drive at the end of the chain must be terminated using an active terminator.Lower transfer rates and SCSI errors will result if the buss is not correctly terminated.

SCSI I.D.'s can be 0 through to 6. SCSI I.D. 7 is reserved for the SCSI controller.

#### 5.1.2 NARROW BASED DISK DRIVES

Narrow Based SCSI Disk Drives may be attached to the buss but must always be the last in the chain after any Wide disks are connected.

A quality 68 pin to 50 pin Adaptor must be used when connecting from the SCSI buss to a narrow disk drive.

The end of the Buss must be terminated using an active SCSI terminator plugged into the last drive in the chain.

When using narrow based disk drives along the SCSI buss the Engine must be configured for Narrow use only.

friir/ig/wt\_

#### 5.1.2 CONFIGURING THE ENGINE FOR NARROW USE

Connect disk drives to external SCSI buss port.

Power on the disk drives and Engine

When the BIOS screen appears PRESS THE SPACE BAR, before the -

"Press Key To Display Boot Menu" Countdown ends.

Under Booting Procedure press RC and press Enter .

A message should appear next on screen asking

"Do you want to use the recommendedNVRAM Configuration" PRESS N

Press C then Enter - to "Reconfigure The System Setup"

Press Return untill the cursor has moved down to the 11 th line -

Slot 1 SCSI Wide.....

At this point you will need to know which PCI slot the SCSI Controller Card has been fitted in. Looking at the Merlin Engine from the rear will show which slot the card is in -

- Slot 1 is the top most slot
- Slot 2 is the middle slot
- Slot 3 is the Bottom slot

Use the Enter key on the Console Keyboard to move down the list to the correct slot.

Next press 0 on the Console Keyboard to change from Wide to Narrow use.

Then Press Enter untill the following message appears on screen

"Enter the NVRAM Section you wish to Update"

Select Q and then press Enter.

A message will appear -

"NVRAM Configuration is complete ....System will now restart"

Press Return on the Console Keyboard.

The configuration is now complete.

#### 5.1.3 MIXING WIDE AND NARROW DISK DRIVES

Wide and Narrow based disk drives can be mixed on the same SCSI buss at the same time -

Narrow Based SCSI Disk Drives must always be the last in the chain after any Wide disks are connected.

If the Engine is configured to run in Wide Mode, a quality 68 pin to 50 pin Adaptor must be used when connecting from the SCSI buss to a narrow disk drive.

Please note the High Data Byte must be terminated when using an Adaptor, to allow for correct termination wide converting to a Narrow disk drive.

Remember to always terminate the last drive in the chain.



If the Engine is configured to run in Narrow mode, an Adaptor without High Byte termination may be used.

Remember to always terminate the last drive in the chain.



#### 3.2 CHECKING FOR NEWLY INSTALLED SCSI DEVICES

Once you have mounted all external and internal SCSI devices, the following will aid you in determining if they are all detected.

- 1. Ensure that the Engine is completely reassembled and that there are no loose cables.
- 2. Power up the Engine and Console.

3. Press the SPACE BAR once a gray display is seen. If you miss the time window in which the Space bar must be pressed, simply reboot and try again.

4. The displayed prompt is " Select a boot method from the above menu: ".

5. From the prompt type " SCAN " < RETURN >.

6. Observe that all SCSI devices are detected.

7. You may need to run this command a couple of times as some drives are much slower to boot than the Engine.

8. If a SCSI device is not seen, power down the system and check all SCSI ID's and that the SCSI and power cables are connected.

#### 3.3 BOOT DISK FAILURE

If a Boot Disk becomes corrupted, or simply fails, the following procedure should be used.

The procedure assumes that the Engine is connected via Ethernet to a PC which has the latest upgrade / .GZ file.

- 1. Obtain a disk drive and plan to use it as the new Boot Disk.
- 2. Power down the QDC Engine and follow Section 2.2 Installing Internal Hard Disk Drives.
- 3. Once the disk is installed, reconnect cabling and power up the Engine.
- 4. When the BIOS screen appears PRESS THE SPACE BAR, before the -

"Press Key To Display Boot Menu" Countdown ends.

- 5. Type ROM and press enter. Then wait for the RAM Disk to load.
- 6. Type FTP and copy an upgrade .GZ file to the RAM disk.
- 7. Once this file has been transferred

type - upgrade

The system will ask which disk you want to upgrade onto, select the new disk. The system will then load the OS/9 operating system and the main software application.

8. During the upgrade, if the disk has not been formatted the system will format the disk.

\_fwir/ig/ut\_\_

# SECTION 4 - CONNECTING TO A LOCAL AREA NETWORK

The QDC Engine can be connected to a Local Area Network and run as part of a Fairlight MediaLink network, providing connectivity to other MFX systems, disk drives and Fairlight products.

For more details regarding connecting to a network please contact a local Fairlight office or distributor or read the MediaLink Installation and User Manuals.

#### 4.0.1 Adding a Network Card

1 First, the System I/O Panel must be removed from the Engine. Pull inwards the two compact PCI receptacle holders and slowly pull the panel out from the back of the Engine.

2 Next remove the SCSI loom from the PXY Main Processor Board and fully remove the System I/O Panel from the Engine and lay it horizontally on an anti static surface.

WARNING - MAKE SURE ANTI-STATIC PRECAUTIONS HAVE BEEN TAKEN BEFORE COMMENCING WORK ON THE ENGINE AND PXY MAIN PROCESSOR BOARD.



PCI Compact Receptacles

3 Lay the System I/O Panel on its side so that the PXY Main Processor Board is horizontal.

4 Choose one of the available PCI slots on the PXY Main Processor Board and remove the blanking plate. Remember to remove the screw holding the plate in place !

fnin/in/lit



Horizontal PXY Main Processor / System I/O Panel

5 Insert the Network Card into the PCI slot, making sure the connectors are fully inserted.

6 Screw the Card onto the back plane.

7 Insert the System I/O Panel back into the Engine, being careful to reconnect to the compact PCI back plane.

8 Before fully inserting the System I/O Panel, reattach the SCSI loom to the SCSI connector on the PXY Main Processor Board.

9 The physical installation is now complete.

5nin Innt

# Section 5 - Configuring Audio I/O

#### 5.1 GENERAL DESCRIPTION

The PCB assembly QDC is the DSP engine of the QDC Technology architecture. As such it is the successor to ESP-DCC and performs a similar function in the Merlin,MFX3.48, Prodigy 2 and Fame 2 systems. It is designed to be largely compatible to ESP-DCC from a functional and software point of view, at the same time providing significantly increased capabilities for future expansion. The name QDC "Quad Digital Channel" refers to the fact that the QDC card consists of four identical sections, each of which corresponds more or less to a single ESP-DCC. The name could also be interpreted as "Quad DSP Card", but this is not strictly correct since there may be up to 8 DSPs per card.

#### 5.2 I/O CAPABILITIES

The QDC card has connectors for six I/O mezzanine cards, which plug onto and lay parallel to the main QDC PCB. These cards provide analog and digital I/O -

´AI-1, provides 8 analog inputs

AO-1, provides 8 analog outputs

´AES-1, provides 4 stereo digital (AES) inputs and 4 stereo digital (AES) outputs.

Each QDC card is capable of allowing a maximum of :-

2 AI-1 cards - 16 analog inputs

- 4 AO-1 cards 32 analog outputs
- Or
- 2 AI-1 cards 16 analog inputs
- 4 AES-1 cards 32 digital inputs and 32 digital outputs

The I/O connectors for the AES-1 and AO-1 cards are identical, which allows these cards to be interchanged as required. However use of a mezzanine card in the position normally reserved for the other will require special external I/O cabling to deal with the resulting changed pinout on the 50pin sub-D connectors.

Typically, one or both of the analog output cards (AO-1) will be replaced by digital I/O cards (AES-1), increasing the digital I/O capability up to 16 stereo in + 16 stereo out.

The maximum possible I/O capability is achieved with four AES-1 cards

If the analog input card (AI-1) is also fitted in this configuration then there are total of 48 (mono) input channels, of which any 32 (with certain restrictions) can be used simultaneously.

#### 5.3 Adding I/O

Depending on the configuration of the QDC Engine, the following describes how to add and configure I/O modules to a QDC.



- 1. Prepare an anti-static envoriemnt before commencing work on the Engine
- 2. First remove the QDC from the rear of the Engine by unscrewing the 2 screws using a philips screwdrive. Then push inwards, the top and bottom receptacles and gently pull the Card out.
- 3. Lay the Card on a stable, even surface, with the mezzaine boards facing upwards. Or if it is an unpopulated QDC, with the 4 memory chips facing up.
- 4. Depending on the configuration, the mezzanine Cards need to be configured in paricular slots. Please view the table and diagram on the following page for futher details.

.fmir/in/ht





The above diagram illustrates a QDC with all 6 I/O slots being populated. The table below describes where the different I/O Mezzanine Cards can be inserted on to the QDC Card.

I/O Card Type	QDC Slots
Al	Can only be inserted in Slots 1 and 6
AO	Can be inserted in Slots 2,3,4 and 5
AES	Can be inserted in Slots 2,3,4 and 5

- AI cards must only be inserted into Slots 1 and 6. Neither AO or AES cards can be inserted in to these slots.
- AO and AES Cards may be inserted into slots 2,3,4, and 5.

- AO Cards should always be inserted into the highest slots first and then AES Cards inserted into the remaining available slots moving vertically down the QDC.
- Always insert the I/O Cards with the name of the board facing upwards and pressing over the hole at each end of the board horizontally.
- Always remove I/O cards by gently pulling up or down verticaly. This decreases the connec tors from being damaged.
- 5. Remove the I/O Card from its packaging and anti-static bag and insert it onto the highest available slot on the QDC.
- 6. After checking that the card is firmly seated. Insert the QDC back in the Engine. Pay carfeful attention to the 3 sets of guide rails on the top and bottom of the Engine when guiding the QDC inside.
- 7. Before pulling the recepacles outwards to lock the QDC in place, make sure that he card is fully inserted in the Engine.
- 8. Connect cabling back to the Engine and power up the console and Engine.
- 9. As the system boots up, check that the new I/O card is seen. If the card is not seen it may need to be reseated.
- 10. Once the cards are seen, the system is ready for use. Read the Appendix at the back of this Manual for pin out details for the 3 50 way D type Connectors.

frirNig/#L

# SECTION 6 - DIAGNOSTIC COMMANDS

Support and Service personnel should find the following commands useful when diagnosing hardware problems with a QDC Engine.

All the commands below assume the user has quit the main software application and is at the command prompt.

#### 7.1 JTAG

Simply type - jtag

At the command prompt and a list of the QDC Engines backplanes PCB number and revision will appear. This may be useful when diagnosing if a system has the most up to date hardware revisions.

#### 7.2 JTAG +CONFIG

Simply type jtag +config (make sure there is a space between jtag and +)

At the command prompt for a list of

- QDC
- AI
- AO
- AI
- AES
- PXY
- SI01

Board version numbers and revisions.

# 7.3 QDCINIT

Type QDCINTI at the command prompt to reinitialise the QDC Cards. The system will then list the QDC configuration including .

# SECTION 7 - ROUTINE MAINTENANCE

#### 7.1 CLEANING THE EXTERIOR OF THE UNITS

You should clean the system units often enough to prevent dust or dirt from accumulating. Dirt acts as a thermal insulating blanket that prevents effective heat dissipation and may provide high-resistance electrical leakage paths between conductors or components in a humid environment.

Clean the dust from the outside by wiping with a soft cloth or small brush. A brush is especially useful for removing dust from around connectors and cooling grilles. Use a cloth dampened in water that contains 50% Isopropyl alcohol to remove hardened dirt. You should not use abrasive cleaners.

#### 7.2 CLEANING THE MONITOR SCREENS

The Graphics Monitor has a special coating on the screen which prevents glare. A cleaning cloth should be supplied with the Graphics Monitor and the instructions given in the monitor manual should be followed.

#### 7.3 CLEANING THE ENGINE AIR FILTER

To ensure good airflow through the Engine, the air filter in the front panel must be periodically cleaned. It is usually sufficient to simply remove accumulated dust using a vacuum cleaner to suck it out of the front panel grille. From time to time, however, the front panel will have to be removed to give the filter a thorough clean or even replace it altogether. The front dress panel should removed to allow access to the Air Filter.

1. Gently lift the dress panel away from the Engine.

2. Unclip the Air Filter and remove it from the front facia of the 2nd panel.

3. Once the air filter has been removed, clean it thoroughly by washing it in warm water with mild detergent. Make sure it is completely dry before reinstalling it.

CAUTION: DO NOT ALLOW WATER TO GET INSIDE ANY ENCLOSED ASSEMBLY OR COMPONENT. DO NOT CLEAN ANY PLASTIC MATERIALS WITH ORGANIC CLEANING SOLVENTS, SUCH AS BENZENE, TOLUENE, XYLENE, ACETONE, OR SIMILAR COMPOUNDS, BECAUSE THEY MAY DAMAGE THE PLASTIC. CAUTION: DO NOT USE CLEANING FLUIDS, OTHER THAN THOSE MENTIONED IN THE GRAPHICS MONITOR MANUAL, TO CLEAN THE SCREEN - THE SPECIAL COATING COULD BE DAMAGED.

.friir/in/ht

4. Reverse the above steps to attach the front dress panel back into place.



#### New Air Filters

If the filter cannot be cleaned properly or is worn out, a new one should be ordered. Please contact your local Fairlight office or Distributor.

frir Vig/WL

# SECTION 8 - QDC DIAGNOSIS

The following section is intended to highlight recent reports from the field on service issues relating to the QDC Engine and to give instructions for resolving them.

#### TDI STUCK HIGH/LOW DURING STARTUP

If while the QDC Engine is booting, you get an error, TDI STUCK HIGH/LOW, type the following in the shell -  $\,$ 

jtag -nvv (i.e. -n v v, but with no spaces)

This will go through the entire JTAG download chain and give a verbose output of the presence of every JTAG device.

By carefully looking at the info, the screen output will indicate whch device has the TDI STUCK HIGH/LOW.

The PXY, QDC, AES card or an Analog card may be at fault. The TDI signal goes throughout the entire machine.

The TDI signal is the JTAG chain clock. If this doesn't get through to any detected JTAG devices, you get this error.

The most common problems are -

Dry intermittent joints on a mezzanine card. This can happen if the nylon bolts that hold the cards to the QDC are tightened up too much. If the nylon bolts are tightened up too much, the cards will flex considerably, causing the SMDs solder joints to break.

Try shuffling the order of the QDC's.

If running a Merlin-48/MFX3.48 with a large amount of IO, try changing the PSU. Early PSU's don't have enough grunt, especially on the +12v rail. For example, a QDC was made in production, in which it was thought that 'all' the cards where faulty. Changed the PSU, and the QDC worked perfectly.

#### **QDC XILINX DONE ERRORS**

This error can happen from time to time.

If it does, first turn off the machine at the BACK.

Leave it for 1 minute, turn it back on at the back, and then power up at the front.

If the error happens again, turn the machine off at the back, remove the offending QDC, and remove the middle two AES cards (if applicable).

Reseat the 4 x 32Mb EDO SIMMS. Rebuild the QDC, put it back in the engine.

If the error happens again, the QDC is no good.

If it works, still keep an eye on it. If the problem returns again relatively quickly, replace it.

£wir/in/wt

#### **BLOWALL DOES NOT WORK**

Occasionally blowall -ckq will not work (frozen) after an upgrade. To get around this, reboot the QDC engine. While it is booting, stop it at the point where the network config happens. While in the setup file, do a BLUE 'K'. This 'KILLS' the editor ,and dumps you to the shell. You will be presented with a \$ prompt. Type login, and login as usual. Then do the blowall. It should work properly.

#### **COMMAND INFO**

1) The RENAME command does not function in QDC based systems.

Use ESPRENAME. Use a -? option to find out how to use it. (basically the same as rename, but all pathnames must be absolute)

2) FIND is now gone. Use ESPFIND. -?

# LONG SVGA RUNS

40-50 metre run of SVGA CABLE causes problems with Horizontal Sync. The symptom is horizontal tearing over the timecode display on the screen. This was rectified by making an adapter at the QDC Enigne end that increased the SVGA source impedance on H by 56R. (i.e. a 56R resistor in series on the H at the QDC Engine end).

#### TO TURN OFF DITHER...

This is useful for digital CRC testing using Audio Precision Test Equipment In AMAN\_CFG, enter in the following line AFTER the revision history...(software version 16.4.01b and onwards) setenv DISABLE\_DITHER 1

#### TO MONITOR SYSTEM INTERUPTS...

In the shell, do the following,

p2init vecccount

.fnir/in/ht

vectors >>>/tvt &

Now run the application. Open a project, jump to the shell using \$, and type... tvtline vectors

This will show you what all of the interupts are doing. Use CTRL E to get out of it.

# TO RE-INITALISE A QDC THAT CAN'T BE ACCESSED (HARDWARE REVISION 0)...

QDCs in this state cannot be programmed by normal methods (e.g. jtag -cq). In the shell, type... jtag -v bareprog qdcinit

.fnir/in/ht\_

# APPENDIX - CONNECTION SPECIFICATIONS

#### INTRODUCTION

The following information contains all the wiring details to allow users to connect peripheral devices to the back panel of the Engine.

#### A1 - AUDIO I/O CONFIGURATION

The Engine uses a Fairlight ESP designed proprietary card called the QDC for all its audio I/O and processing.

Up to 3 QDC cards can be configured within an Engine.

On each QDC , a maximum of 6 I/O module boards, can be configured, to allow  $\,$  8 I/O channels per module.

This allows for a maximum of

- 16 analog inputs
- 32 analog outputs

or

- 32 digital inputs
- 32 digital outputs
- 16 analog inputs per QDC to be available.

The following pages describe the wiring pin outs for each QDC, to enable installation personnel to configure and wire the system.

fininlin/ht



QDC card

.fnir/in/ht

#### **QDC** CONFIGURATION

Each QDC card comes with three connectors, each housing 50 pins. The following tables show the Audio I/O Configurations - the connectors and Pinouts for Merlin. In some configurations more than one QDC card is required to enable all analog and digital I/O.



.friirlig/tt\_...

# A1.1 ANALOG AUDIO I/O SPECIFICATIONS

Connector	50 way 3 Row D Female
Input	Balanced
Input Level	+24dbu max
Input Sensitivity	+4dbu nominal (adjustable)
Input Impedence	> 10k Ohms
Output	Electronic balanced differential
Output Level	+24dbu max at 0dBFS, nominal +4dbu
Output Impedence	< 55 Ohms
Output Load	>600 Ohms

# A1.2 DIGITAL AUDIO I/O SPECIFICATIONS

Connector	50 way 3 row D Female
Channels	16 stereo pairs per I/O Module
Sample Rates	32KHz, 44.1 KHz, 48Khz, 88.2KHz, 96 KHz,
	0.1% run up and run down
Input Type	> 200mV differential
Output level	>4.3V TTL

.friir/ig/it\_\_\_

	ţ	Pins	+ GND -	13 29 46	12 28 45	11 27 44	10 26 43	5 21 38	4 20 37	3 19 36	2 18 35	5 21 38	4 20 37	3 19 36	2 18 35
	utpu	Con		2				0				-			
	ital O	adc		-				-				-			
	Dig	Port		D Out 1 - 2	D Out 3 - 4	D Out 5 - 6	D Out 7 - 8	D Out 9 - 10	D Out 11 - 12	D Out 13 - 14	D Out 15 - 16	D Out 17 - 18	D Out 19 - 20	D Out 21 - 22	D Out 23 - 24
			•	50	49	48	47	42	41	40	39	42	41	40	39
		Pins	GND	33	32	31	30	25	24	23	22	25	24	23	22
	s		+	17	16	15	14	6	80	~	9	6	œ	~	9
	nput	Con		7				2				-			
7	gital I	adc		-				-				-			
QDC Care	Dig	Port		D In 1 - 2	D In 3 - 4	D In 5 - 6	D In 7 - 8	D In 9 - 10	D In 11 - 12	D In 13 - 14	D In 15 - 16	D In 17 - 18	D In 19 - 20	D In 21 - 22	D In 23 - 24
-															
~	S	Pins	GND												
õ	Itput	5	+												
ta	0	ပိ													
Digi	nalog	adc													
24	A	Port													
a						_			_						_
Digit	s	Pins	GND												
rack	Input	Con	+												
24 T	nalog	adc													
	A	Port													

(

\_fwir/ig/ut\_\_

.1.2	24.	Trac	×	Mix	eq	§		24	Digi	tal I/Os	8 4	nalo	gln	put	<u>ہ</u>			1 QDC Car	ą				
•	Analog	g Inp	uts	(0			An	alog	Outp	uts		Dig	ital II	nput	s			Digi	ital O	utpu	s		
Port	QDC	Con		Pins		4	ort	QDC	Con	Pins	Por	+	adc	Con		Pins		Port	QDC	Con	-	oins	
			+	GND						+ GND -					+	GND	'				+	UN2	
A In 1	-	-	17	7 33	50					<u>.</u>	D In 1	- 2	-	2	17	33	50	D Out 1 - 2	-	7	13	29	46
A In 2			16	32	49						D In 3	- 4			16	32	49	D Out 3 - 4			12	28	45
A In 3			15	31	48						D In 5	9 -			15	31	48	D Out 5 - 6			Ŧ	27	44
A In 4			14	90 1	47						D In 7	8 -			14	30	47	D Out 7 - 8			10	26	43
A In 5			13	3 29	46						D In 9	- 10	-	2	6	25	42	D Out 9 - 10	-	2	2	5	38
A In 6			12	28	45						D In 11	- 12			œ	24	41	D Out 11 - 12			4	20	37
A In 7			÷	27	44						D In 13	- 14			~	23	40	D Out 13 - 14			ო	19	36
A In 8			<del>1</del> 0	) 26	43						D In 15	- 16			9	22	39	D Out 15 - 16			2	18	35
											D In 17	- 18	-	-	6	25	42	D Out 17 - 18	-	-	2	5	38
											D In 19	- 20			œ	24	41	D Out 19 - 20			4	20	37
											D In 21	- 22			~	23	40	D Out 21 - 22			ო	19	36
											D In 23	- 24			9	22	39	D Out 23 - 24			7	18	35

.triir/ig/ut\_\_

	S	Pins	+ GND -									<u> </u>															
ards	O utpu	Con																									
ů DC	igital	aDO																									
2 QI	ā	Port																									
outs		s				_										_											
Out	(0	Pin	4 4																								
alog	nput	Con																									
24 An	igital I	QDC																									
		Port																									
ts -																											
nputs		s	Q	5 42	4 41	3 40	2 39	1 38	0 37	9 36	8 35	5 42	4 41	3 40	2 39	1 38	0 37	9 36	3 35	3 50	2 49	1 48	0 47	9 46	8 45	7 44	5 43
og Inputs	Its	Pins	+ GND -	9 25 42	8 24 41	7 23 40	6 22 39	5 21 38	4 20 37	3 19 36	2 18 35	9 25 42	8 24 41	7 23 40	6 22 39	5 21 38	4 20 37	3 19 36	2 18 35	17 33 50	16 32 49	15 31 48	14 30 47	13 29 46	12 28 45	11 27 44	10 26 43
Analog Inputs	Outputs	Con Pins	+ GND -	1 9 25 42	8 24 41	7 23 40	6 22 39	5 21 38	4 20 37	3 19 36	2 18 35	3 9 25 42	8 24 41	7 23 40	6 22 39	5 21 38	4 20 37	3 19 36	2 18 35	2 17 33 50	16 32 49	15 31 48	14 30 47	13 29 46	12 28 45	11 27 44	10 26 43
24 Analog Inputs	alog Outputs	QDC Con Pins	+ GND -	1 1 9 25 42	8 24 41	7 23 40	6 22 39	5 21 38	4 20 37	3 19 36	2 18 35	1 3 9 25 42	8 24 41	7 23 40	6 22 39	5 21 38	4 20 37	3 19 36	2 18 35	1 2 17 33 50	16 32 49	15 31 48	14 30 47	13 29 46	12 28 45	11 27 44	10 26 43
24 Analog Inputs	Analog Outputs	Port QDC Con Pins	+ GND +	Out 1 1 1 9 25 42	Out 2 8 24 41	Out 3 7 23 40	Out 4 6 22 39	Out 5 5 21 38	Out 6 4 20 37	Out 7 3 19 36	Out 8 2 18 35	Out 9 1 3 9 25 42	Out 10 8 24 41	Out 11 7 23 40	Out 12 6 22 39	Out 13 5 21 38	Out 14 4 20 37	Out 15 3 19 36	Out 16 2 18 35	Out 17 1 2 17 33 50	Out 18 16 32 49	Out 19 15 31 48	Out 20 14 30 47	Out 21 13 29 46	Out 22 12 28 45	Out 23 11 27 44	Out 24 10 26 43
g 24 Analog Inputs	Analog Outputs	Port QDC Con Pins	+ GND -	A Out 1 1 1 9 25 42	A Out 2 8 24 41	A Out 3 7 23 40	A Out 4 6 22 39	A Out 5 21 38	A Out 6 4 20 37	A Out 7 3 19 36	A Out 8 2 18 35	A Out 9 1 3 9 25 42	A Out 10 8 24 41	A Out 11 7 23 40	A Out 12 6 22 39	A Out 13 5 21 38	A Out 14 4 20 37	A Out 15 3 19 36	A Out 16 2 18 35	A Out 17 1 2 17 33 50	A Out 18 16 32 49	A Out 19 15 31 48	A Out 20 14 30 47	A Out 21 13 29 46	A Out 22 12 28 45	A Out 23 11 27 44	A Out 24 10 26 43
alog 24 Analog Inputs	Analog Outputs	s Port QDC Con Pins	- C + GND -	50 A Out 1 1 1 9 25 42	49 A Out 2 8 24 41	48 A Out 3 7 23 40	47 A Out 4 6 22 39	46 A Out 5 5 21 38	45 A Out 6 4 20 37	44 A Out 7 3 19 36	43 A Out 8 2 18 35	50 A Out 9 1 3 9 25 42	49 A Out 10 8 24 41	48 A Out 11 7 23 40	47 A Out 12 6 22 39	46 A Out 13 5 21 38	45 A Out 14 4 20 37	44 A Out 15 3 19 36	43 A Out 16 2 18 35	50 A Out 17 1 2 17 33 50	49 A Out 18 16 32 49	48 A Out 19 15 31 48	47 A Out 20 14 30 47	46 A Out 21 13 29 46	45 A Out 22 12 28 45	44 A Out 23 11 27 44	43 A Out 24 10 26 43
Analog 24 Analog Inputs	s Analog Outputs	Pins Port QDC Con Pins	- GND - + GND -	7 33 50 A Out 1 1 1 9 25 42	3 32 49 A Out 2 8 24 41	5 31 48 A Out 3 7 23 40	1 30 47 A Out 4 6 22 39	3 29 46 A Out 5 5 21 38	2 28 45 A Out 6 4 20 37	I 27 44 A Out 7 3 19 36	0 26 43 A Out 8 2 18 35	7 33 50 A Out 9 1 3 9 25 42	3 32 49 A Out 10 8 24 41	5 31 48 A Out 11 7 23 40	1 30 47 A Out 12 6 22 39	3 29 46 A Out 13 5 21 38	2 28 45 A Out 14 4 20 37	I 27 44 A Out 15 3 19 36	0 26 43 A Out 16 2 18 35	7 33 50 A Out 17 1 2 17 33 50	3 32 49 A Out 18 16 32 49	5 31 48 A Out 19 15 31 48	1 30 47 A Out 20 14 30 47	3 29 46 A Out 21 13 29 46	2 28 45 A Out 22 12 28 45	I 27 44 A Out 23 11 27 44	0 26 43 A Out 24 10 26 43
ack Analog 24 Analog Inputs	Inputs Analog Outputs	Con Pins Port QDC Con Pins	+ GND - + GND -	1 17 33 50 A Out 1 1 1 9 25 42	16 32 49 A Out 2 8 24 41	15 31 48 A Out 3 7 23 40	14 30 47 A Out 4 6 22 39	13 29 46 A Out 5 5 21 38	12 28 45 A Out 6 4 20 37	11 27 44 A Out 7 3 19 36	10 26 43 A Out 8 2 18 35	3 17 33 50 A Out 9 1 3 9 25 42	16 32 49 A Out 10 8 24 41	15 31 48 A Out 11 7 23 40	14 30 47 A Out 12 6 22 39	13 29 46 A Out 13 5 21 38	12 28 45 A Out 14 4 20 37	11 27 44 A Out 15 3 19 36	10 26 43 A Out 16 2 18 35	1 17 33 50 A Out 17 1 2 17 33 50	16 32 49 A Out 18 16 32 49	15 31 48 A Out 19 15 31 48	14 30 47 A Out 20 14 30 47	13 29 46 A Out 21 13 29 46	12 28 45 A Out 22 12 28 45	11 27 44 A Out 23 11 27 44	10 26 43 A Out 24 10 26 43
24 Track Analog 24 Analog Inputs	alog Inputs Analog Outputs	QDC Con Pins Port QDC Con Pins	+ GND - + GND -	1 1 17 33 50 A Out 1 1 1 9 25 42	16 32 49 A Out 2 8 24 41	15 31 48 A Out 3 7 23 40	14 30 47 A Out 4 6 22 39	13 29 46 A Out 5 5 21 38	12 28 45 A Out 6 4 20 37	11 27 44 A Out 7 3 19 36	10 26 43 A Out 8 2 18 35	1 3 17 33 50 A Out 9 1 3 9 25 42	16 32 49 A Out 10 8 24 41	15 31 48 A Out 11 7 23 40	14 30 47 A Out 12 6 22 39	13 29 46 A Out 13 5 21 38	12 28 45 A Out 14 4 20 37	11 27 44 A Out 15 3 19 36	10 26 43 A Out 16 2 18 35	2 1 17 33 50 A Out 17 1 2 17 33 50	16 32 49 A Out 18 16 32 49	15 31 48 A Out 19 15 31 48	14 30 47 A Out 20 14 30 47	13 29 46 A Out 21 13 29 46	12 28 45 A Out 22 12 28 45	11 27 44 A Out 23 11 27 44	10 26 43 A Out 24 10 26 43

.fnir/in/ht\_.

24 Track Analog plus Digital 24 Digital I/Os – 24 Analog Inputs – 24 Analog Outputs 2 QDC Cards 1.1.4

٩	nalo	g Inp	outs	(0		Ā	nalog	Outp	outs			Q	igital I	nput	s			Dig	ital O	utpu	ts		
Port	QDC	Con		Pin	s	Port	QDC	Con		Pins		Port	adc	Con	-	pins		Port	QDC	Con		oins	
			+	GNI	0				+	GND	•				+	- DNS					+	DN0	•
A In 1	-	-	17	33	50	A Out 1	-	-	6	25	42	D In 1 - 2	-	7	17	33 50	0	0ut 1 - 2	-	7	13	29	46
A In 2			16	32	49	A Out 2			œ	24	41	D In 3 - 4			16	32 49	<u> </u>	Out 3 - 4			12	28	45
A In 3			15	31	48	A Out 3			2	23	40	D In 5 - 6			15	31 48	0	Out 5 - 6			÷	27	44
A In 4			14	1 30	47	A Out 4			9	22	39	D In 7 - 8			14	30 47	0	Out 7 - 8			9	26	43
A In 5			13	1 29	46	A Out 5			ß	21	38	D In 9 - 10	-	2	6	25 42	0	ut 9 - 10	-	2	ß	21	38
A In 6			12	28	45	A Out 6			4	20	37	D In 11 - 12			œ	24 41	00	ut 11 - 12			4	20	37
A In 7			÷	27	44	A Out 7			e	19	36	D In 13 - 14			~	23 40	00	ut 13 - 14			ო	19	36
A In 8			6	) 26	43	A Out 8			2	18	35	D In 15 - 16			9	22 39	00	ut 15 - 16			2	18	35
A In 9	-	e	17	33	50	A Out 9	-	e	17	33	50	D In 17 - 18	7	2	17	33 50	00	ut 17 - 18	2	2	13	29	46
A In 10			16	32	49	A Out 10			16	32	49	D In 19 - 20			16	32 49	00	ut 19 - 20			12	28	45
A In 11			15	31	48	A Out 11			15	31	48	D In 21 - 22			15	31 46	00	ut 21 - 22			÷	27	44
A In 12			14	30	47	A Out 12			14	30	47	D In 23 - 24			<b>1</b> 4	30 47	00	ut 23 - 24			9	26	43
A In 13			13	1 29	46	A Out 13			13	29	46												
A In 14			12	28	45	A Out 14			12	28	45												
A In 15			÷	27	44	A Out 15			÷	27	44												
A In 16			5	26	43	A Out 16			9	26	43												
A In 17	0	-	17	33	50	A Out 17	0	-	6	25	42												
A In 18			16	32	49	A Out 18			œ	24	41												
A In 19			15	31	48	A Out 19			~	23	40												
A In 20			14	30	47	A Out 20			9	22	39												
A In 21			13	3 29	46	A Out 21			ß	21	38												
A In 22			12	28	45	A Out 22			4	20	37												
A In 23			÷	27	44	A Out 23			e	19	36												
A In 24			10	26	43	A Out 24			~	18	35												

.friir/iig/iit\_...

				46	45	44	43	38	37	36	35	38	37	36	35	46	45	44	43
		Pins	<b>DN</b> E	29	28	27	26	21	20	19	₽	21	20	19	18	29	28	27	26
	s	_	+	13	12	÷	9	2	4	e	2	ß	4	e	2	13	12	÷	우
	Itpul	Con		2				2				-				2			
	al Ou	adc		-				-				-				7			
	ligit			2	4	9	8	<u> </u>	12	14	16	18	20	52	24	26	28	8	32
		Port		D Out 1 -	D Out 3 -	D Out 5 -	D Out 7 -	D Out 9 - 1	D Out 11 -	D Out 13 -	D Out 15 -	D Out 17 -	D Out 19 -	D Out 21 -	D Out 23 -	D Out 25 -	D Out 27 -	D Out 29 -	D Out 31 -
			•	50	49	48	47	42	41	40	39	42	41	40	39	50	49	48	47
		Pins	GND	33	32	31	30	25	24	23	22	25	24	23	22	33	32	31	8
	S	_	+	17	16	15	14	6	8	~	9	6	8	~	9	17	16	15	4
S	nput	Con		7				7				-				7			
Card	ital II	adc		-				-				-				2			
2 QDC (	Dig	Port		D In 1 - 2	D In 3 - 4	D In 5 - 6	D In 7 - 8	D In 9 - 10	D In 11 - 12	D In 13 - 14	D In 15 - 16	D In 17 - 18	D In 19 - 20	D In 21 - 22	D In 23 - 24	D In 25 - 26	D In 27 - 28	D In 29 - 30	D In 31 - 32
S	its	Pins	+ GND +																
<u>0</u>																			
a	Outp	Con																	
Digital	nalog Outp	QDC Con																	
32 Digital	Analog Outp	Port QDC Con																	
al 32 Digital	Analog Outp	Port QDC Con																	
Digital 32 Digital	ts Analog Outp	Pins Port QDC Con	+ GND -																
ack Digital 32 Digital	nputs Analog Outp	on Pins Port QDC Con	+ GND -																
Track Digital 32 Digital	og Inputs Analog Outp	Con Pins Port QDC Con	+ GND -																
32 Track Digital 32 Digital	Analog Inputs Analog Outp	QDC Con Pins Port QDC Con	+ GND -																

1 . C

\_fwir/ig/ut\_\_

2.1.2	32	Trac	k Mixe	pe	1/0	032 D	igital	- 0/1	16 Analog	Inpu	ts		1 QE	C Card					1
4	Analo	glnp	uts		A	nalog	Outpu	ts	D	igital I	nput	s		Dig	ital O	utpul	S		
Port	QDC	Con	Pins		Port	QDC	Con	Pins	Port	QDC	Con	<b>a</b>	ins	Port	QDC	Con	ā	ns	
			+ GND					+ GND -				+	- DN				5 +	- 9	
A In 1	-	-	17 33	50					D In 1 - 2	-	7	17	33 50	D Out 1 - 2	-	2	13	9 46	
A In 2			16 32	49					D In 3 - 4			16	32 49	D Out 3 - 4			12	8 45	
A In 3			15 31	48					D In 5 - 6			15	31 48	D Out 5 - 6			÷	7 44	
A In 4			14 30	47					D In 7 - 8			14	30 47	D Out 7 - 8			10	6 43	
A In 5			13 29	46					D In 9 - 10	-	0	6	25 42	D Out 9 - 10	-	7	5	1 38	
A In 6			12 28	45					D In 11 - 12			œ	24 41	D Out 11 - 12			4	0 37	
A In 7			11 27	44					D In 13 - 14			2	23 40	D Out 13 - 14			с С	9 36	
A In 8			10 26	43					D In 15 - 16			9	22 39	D Out 15 - 16			2	8 35	
A In 9	-	e	17 33	50					D In 17 - 18	0	2	17	33 50	D Out 17 - 18	7	2	13	9 46	
A In 10			16 32	49					D In 19 - 20			16	32 49	D Out 19 - 20			12	8 45	
A In 11			15 31	48					D In 21 - 22			15	31 48	D Out 21 - 22			÷	7 44	
A In 12			14 30	47					D In 23 - 24			14	30 47	D Out 23 - 24			9 2	6 43	
A In 13			13 29	46					D In 25 - 26	0	2	6	25 42	D Out 25 - 26	0	2	5	1 38	
A In 14			12 28	45					D In 27 - 28			8	24 41	D Out 27 - 28			4	0 37	
A In 15			11 27	44					D In 29 - 30			~	23 40	D Out 29 - 30			т г	9 36	
A In 16			10 26	43					D In 31 - 32			9	22 39	D Out 31 - 32			2	8 35	
																			L

.twinlight\_...

C ards	Digital Outputs	Port QDC Con Pins	+ GND																												
2 QD(		Pins	+ GND -						;																					<u> </u>	
ts	puts	on	-																												
) Outpu	igital In	abc																													
2 Analoç		Port																													
3				42	4	66	38	37	36	35	42	41	9 6	38	37	36	35	50	49	8 i	47	45	44	43	42	41	40	39	38	37	36 35
ts		ins	ND	25	24	53	3 5	5	19	18	25	24	n c	515	20	19	18	33	32	5	000	28	27	26	25	24	23	22	21	20	18
'n	G		G																									9	ŝ	4	β
Inpu	puts	-	+	6	8	<b>~</b> "	o un	4	°	2	6	ωı	- 0	0 10	4	e	2	4	16	12	4 6	12	÷	우	6	8	~				
log Inpu	Outputs	Con	+	- 6	8	- 3	<b>с</b> 10	4	e	2	3 8	ο I		0 10	4	3	2	2 17	16	5	4 5	1	÷	10	2 9	8	7				
Analog Inpu	alog Outputs	QDC Con F	5 +		80	7	<b>с</b> 10	9 4	3	2	1 3 9	ω I		2.0	4	3	2	1 2 17	16	15	4 6	12	÷	10	1 2 9	8	7				
32 Analog Inpu	Analog Outputs	Port QDC Con F	9+	A Out 1 1 1 9	A Out 2 8	A Out 3 7	A Out 5 5	A Out 6 4	A Out 7 3	A Out 8 2	A Out 9 1 3 9	A Out 10 8	A OUT 11 /	A Out 12 5 5	A Out 14 4	A Out 15 3	A Out 16 2	A Out 17 1 2 17	A Out 18 16	A Out 19 15	A Out 20 14 A Out 21 13	A Out 22 12	A Out 23 11	A Out 24 10	A Out 25 1 2 9	A Out 26 8	A Out 27 7	A Out 28	A Out 29	A Out 30	A Out 31 A Out 32
og 32 Analog Inpu	Analog Outputs	Port QDC Con F	9 + -	50 A Out 1 1 9	49 A Out 2 8	48 A Out 3 7	4/ A Out 4 6	45 A Out 6 4	44 A Out 7 3	43 A Out 8 2	50 A Out 9 1 3 9	49 A Out 10 8	48 A OUT 11 /	4/ A OUT 12 0	45 A Out 14 4	44 A Out 15 3	43 A Out 16 2	50 A Out 17 1 2 17	49 A Out 18 16	48 A Out 19 15	47   A OUT 20 14 46   A OUT 21 13	45 A Out 22 12	44 A Out 23 11	43 A Out 24 10	50 A Out 25 1 2 9	49 A Out 26 8	48 A Out 27 7	47 A Out 28	46 A Out 29	45 A Out 30	44 A Out 31 43 A Out 32
Analog 32 Analog Inpu	Analog Outputs	Pins Port QDC Con F	GND - 6 + 6	33 50 A Out 1 1 1 9	32 49 A Out 2 8	31 48 A Out 3 7 20 47 A Out 3 5 5	30 4/ A Out 4 6 29 46 A Out 5 5	28 45 A Out 6 4	27 44 A Out 7 3	26 43 A Out 8 2	33 50 A Out 9 1 3 9	32 49 A Out 10 8	31 48 A OUT 11 /	29 46 A OUT 12 6	28 45 A Out 14 4	27 44 A Out 15 3	26 43 A Out 16 2	33 50 A Out 17 1 2 17	32 49 A Out 18 16	31 48 A Out 19 15	30 47   A OUT 20 29 46   A OUT 21	28 45 A Out 22 12	27 44 A Out 23 11	26 43 A Out 24 10	33 50 A Out 25 1 2 9	32 49 A Out 26 8	31 48 A Out 27 7	30 47 A Out 28	29 46 A Out 29	28 45 A Out 30	27 44 A Out 31 26 43 A Out 32
ck Analog 32 Analog Inpu	puts Analog Outputs	Pins Port QDC Con F	+ GND - + G	17 33 50 A Out 1 1 1 9	16 32 49 A Out 2 8	15 31 48 A Out 3 7	14 30 4/ A Out 4 6 7 0145 5	12 28 45 A Out 6 4	11 27 44 A Out 7 3	10 26 43 A Out 8 2	17 33 50 A Out 9 1 3 9	16 32 49 A Out 10 8	15 31 48 A OUT11 /	14 30 4/ A OULIZ 0 0	12 28 45 A Out 14 4	11 27 44 A Out 15 3	10 26 43 A Out 16 2	17 33 50 A Out 17 1 2 17	16 32 49 A Out 18 16	15 31 48 A Out 19 15	14 30 47 A OUT20 14 13 29 46 A OUT21 13	12 28 45 A Out 22 12	11 27 44 A Out 23 11	10 26 43 A Out 24 10	17 33 50 A Out 25 1 2 9	16 32 49 A Out 26 8	15 31 48 A Out 27 7	14 30 47 A Out 28	13 29 46 A Out 29	12 28 45 A Out 30	11 27 44 A Out 31 10 26 43 A Out 32
Track Analog 32 Analog Inpu	g Inputs Analog Outputs	Con Pins Port QDC Con F	+ GND - + G	1 17 33 50 A Out 1 1 9	16 32 49 A Out 2 8	15 31 48 A Out 3 7	14 30 4/ A Out 4 6	12 28 45 A Out 6 4	11 27 44 A Out 7 3	10 26 43 A Out 8 2	3 17 33 50 A Out 9 1 3 9	16 32 49 A Out 10 8	15 31 48 A OUT11 /	13 29 46 A OUT 13 5	12 28 45 A Out 14 4	11 27 44 A Out 15 3	10 26 43 A Out 16 2	1 17 33 50 A Out 17 1 2 17	16 32 49 A Out 18 16	15 31 48 A Out 19 15	14 30 47 A OUT20 14 13 29 46 A Out21 13	12 28 45 A Out 22 12	11 27 44 A Out 23 11	10 26 43 A Out 24 10	3 17 33 50 A Out 25 1 2 9	16 32 49 A Out 26 8	15 31 48 A Out 27 7	14 30 47 A Out 28	13 29 46 A Out 29	12 28 45 A Out 30	11 27 44 A Out 31 10 26 43 A Out 32
32 Track Analog 32 Analog Inpu	nalog Inputs Analog Outputs	QDC Con Pins Port QDC Con F	+ GND - + 6	1 1 17 33 50 A Out 1 1 9	16 32 49 A Out 2 8	15 31 48 A Out 3 7	14 30 4/ A Out 4 6 13 29 46 A Out 5 5	12 28 45 A Out 6 4	11 27 44 A Out 7 3	10 26 43 A Out 8 2	1 3 17 33 50 A Out 9 1 3 9	16 32 49 A Out 10 8	15 31 48 A OUT 11 /	14 30 4/ A OUT 12 0	12 28 45 A Out 14 4	11 27 44 A Out 15 3	10 26 43 A Out 16 2	2 1 17 33 50 A Out 17 1 2 17	16 32 49 A Out 18 16	15 31 48 A Out 19 15	14 30 47 A OUT20 14 13 29 46 A Out21 13	12 28 45 A Out 22 12	11 27 44 A Out 23 11	10 26 43 A Out 24 10	2 3 17 33 50 A Out 25 1 2 9	16 32 49 A Out 26 8	15 31 48 A Out 27 7	14 30 47 A Out 28	13 29 46 A Out 29	12 28 45 A Out 30	11 27 44 A Out 31 10 26 43 A Out 32

-
_
1
J
0
-
a
-
~
5
ŝ
÷
_
7
0
-
້
O
-
5
ž
•
ź
ā
č
-
đ
-
~
c
ŝ
-
0
=
5
-
_
Q
-
2
alc
alc
nalc
Analc
Analc
2 Analo
2 Analo
32 Analc
32 Analc
32 Analc
32 Analc
32 Analo
32 Analc
I 32 Analo
a 32 Analo
og 32 Analo
log 32 Anald
aloo 32 Analo
naloo 32 Analo
nalog 32 Analo
Analoo 32 Analo
Analoo 32 Analo
CAnalog 32 Analo
k Analoo 32 Analo
ck Analog 32 Analo
ack Analoo 32 Analo
ack Analog 32 Analo
rack Analog 32 Analo
Track Analog 32 Analo
Track Analog 32 Analo
2 Track Analog 32 Analo
32 Track Analog 32 Analo
32 Track Analog 32 Analo
32 Track Analog 32 Analo
32 Track Analog 32 Analo
32 Track Analog 32 Analo

.

.twin/ing/ht\_\_\_

2.1.4	32	Irac	<u> </u>	Analo	d bins r	ugital	ς γ	5	gita 		JS – 32 A			nu:	וי	z Anai	nn bo	nd II	[S 7	7	ŭ	ורז
ਥ	Vnalo	g Inp	outs		4	vnalog	Outp	uts			Di	gital I	Indu	S,			Digit	tal O	utpu	s		
Port	QDC	Con		Pins	Port	QDC	Con	-	oins		Port	QDC	Con		oins	Å	t	QDC	Con		ins	
			+	GND -				+	DNS					+	- DN2					+	UN C	
A In 1	-	-	17	33 50	A Out 1	-	-	6	25 4	Ñ	D In 1 - 2	-	2	17	33 50	D O I	t 1 - 2	-	2	13	29	#
A In 2			16	32 49	A Out 2			œ	24 4	Ξ	D In 3 - 4			16	32 49	D OU	t3-4			12	58	₩.
A In 3			15	31 48	A Out 3			2	23 4	0	D In 5 - 6			15	31 48	D O U	t5-6			÷	27	4
A In 4			14	30 47	A Out 4			9	22 3	6	D In 7 - 8			14	30 47	D O U	t 7 - 8			9	26	¥.
A In 5			13	29 46	A Out 5			ŝ	21 3	8	D In 9 - 10	-	2	6	25 42	D Out	9 - 10	-	2	ß	2	ä
A In 6			12	28 45	A Out 6			4	20 3	2	D In 11 - 12			œ	24 41	D Out	11 - 12			4	50	5
A In 7			Ξ	27 44	A Out 7			ę	19 3	9	D In 13 - 14			~	23 40	D Out	13 - 14			e	19	ä
A In 8			10	26 43	A Out 8			2	18 3	5	D In 15 - 16			9	22 39	D Out	15 - 16			2	18	8
A In 9	-	e	17	33 50	A Out 9	-	e	6	25 4	Ņ	D In 17 - 18	7	2	17	33 50	D Out	17 - 18	2	2	13	59	#
A In 10			16	32 49	A Out 1(			80	24 4	Ξ	D In 19 - 20			16	32 49	D Out	19 - 20			12	58	₩.
A In 11			15	31 48	A Out 1	-		2	23 4	0	D In 21 - 22			15	31 48	D Out	21 - 22			÷	27	4
A In 12			14	30 47	A Out 12	2		9	22 3	6	D In 23 - 24			14	30 47	D Out	23 - 24			9	26	¥
A In 13			13	29 46	A Out 1:			ß	21 3	80	D In 25 - 26	7	2	6	25 42	D Out	25 - 26	2	2	ß	5	×
A In 14			12	28 45	A Out 1/	4		4	20 3	2	D In 27 - 28			80	24 41	D Out	27 - 28			4	20	5
A In 15			÷	27 44	A Out 1	0		e	19 3	9	D In 29 - 30			~	23 40	DOUT	29 - 30			e	19	×
A In 16			9	26 43	A Out 16	6		2	18	5	D In 31 - 32			9	22 39	Dout	31 - 32			2	8	8
A In 17	2	-	17	33 50	A Out 1:	7 2	-	6	25 4	Ņ												
A In 18			16	32 49	A Out 18			80	24 4	Ξ												
A In 19			15	31 48	A Out 15	6		2	23 4	0												
A In 20			14	30 47	A Out 21			9	22	6												
A In 21			13	29 46	A Out 2	-		ŝ	21 3	80												
A In 22			12	28 45	A Out 2:	2		4	20	5												
A In 23			Ξ	27 44	A Out 2:			e	19 3	9												
A In 24			9	26 43	A Out 2	4		2	18	5												
A In 25	2	e	17	33 50	A Out 2	2	e	6	25 4	Ņ												
A In 26			16	32 49	A Out 2t	.0		œ	24 4	Ξ												
A In 27			15	31 48	A Out 2	2		~	23 4	9												
A In 28			14	30 47	A Out 21	8		9	23	6												
A In 29			13	29 46	A Out 2%	6		ß	21 3	80												
A In 30			12	28 45	A Out 31			4	203	2												
A In 31			Ξ	27 44	A Out 3	-		e	19 3	9												
A In 32			9	26 43	A Out 3.	~		~	18 3	5												

ards ł

.triir/ing/ut\_\_\_

	Digital Outputs	QDC Con Pins	- GND +	-2 1 2 13 29 46	-4 12 28 45	- 6 11 27 44	-8 10 26 43	·10 1 2 5 21 38	-12 4 20 37	-14 3 19 36	-16 2 18 35	-18 1 1 5 21 38	- 20 4 20 37	-22 3 19 36	-24 218 35	-26 1 3 13 29 46	-28 12 28 45	- 30 11 27 44	- 32 10 26 43	-34 2 2 13 29 46	- 36 12 28 45	- 38 11 27 44	-40 10 26 43	-42 2 2 5 21 38	-44 4 20 37	-46 3 19 36
		Port		0 D Out 1	9 D Out 3	B D Out 5	7 D Out 7	2 D Out 9 -	1 D Out 11	0 D Out 13	9 D Out 15	2 D Out 17	1 D Out 19	0 D Out 21	9 D Out 23	0 D O ut 25	9 D Out 27	8 D Out 29	7 D Out 31	0 D O ut 33	9 D O ut 35	8 D Out 37	.7 D Out 39	2 D Out 41	1 D Out 43	0 D O ut 45
	ıts	n Pins	+ GND	17 33 5	16 32 4	15 31 4	14 30 4	9 25 4	8 24 4	7 23 4	6 22 3	9 25 4	8 24 4	7 23 4	6 22 3	17 33 5	16 32 4	15 31 4	14 30 4	17 33 5	16 32 4	15 31 4	14 30 4	9 25 4	8 24 4	7 23 4
s	gital Inpu	QDC CO		1				1 2				-				1 3				2				2		
QDC Caro	Di	Port		D In 1 - 2	D In 3 - 4	D In 5 - 6	D In 7 - 8	D In 9 - 10	D In 11 - 12	D In 13 - 14	D In 15 - 16	D In 17 - 18	D In 19 - 20	D In 21 - 22	D In 23 - 24	D In 25 - 26	D In 27 - 28	D In 29 - 30	D In 31 - 32	D In 33 - 34	D In 35 - 36	D In 37 - 38	D In 39 - 40	D In 41 - 42	D In 43 - 44	D In 45 - 46
Os 2	outs	Pins	+ GND -																							
Digital I/	nalog Outp	QDC Con																								
48	7																									
		Port																							_	
k Digital	uts /	Pins Port	+ GND -																							
48 Track Digital	alog Inputs	QDC Con Pins Port	+ GND -																							

.triir/ig/ut\_\_\_

3.1.2	48	Trac	ХN	//ixed	<u>0</u>		48	Digita	al I/Os	24 An	alog	Inpu	ıts		3 QDC Car	sp				
	Analo	g Inp	outs			An	alog	Outpu	ts	Ō	gital I	nput	s		Digi	ital O	utpu	ts		
Port	QDC	Con		Pins		Port	adc	Con	Pins	Port	QDC	Con	-	oins	Port	QDC	Con	<u>а</u>	ins	
			+	GND -				-	+ GND -				+	- DN				+	g	
A In 1	-	-	17	33 50						D In 1 - 2	-	2	17	33 50	D Out 1 - 2	-	2	13	29 4	ė
A In 2			16	32 49						D In 3 - 4			16	32 49	D Out 3 - 4			12	28 4	ņ
A In 3			15	31 48						D In 5 - 6			15	31 48	D Out 5 - 6			F	27 4	4
A In 4			14	30 47						D In 7 - 8			14	30 47	D Out 7 - 8			9	26 4	é
A In 5			13	29 46						D In 9 - 10	-	2	6	25 42	D O ut 9 - 10	-	7	ŝ	21 3	8
A In 6			12	28 45						D In 11 - 12			8	24 41	D Out 11 - 12			4	20 3	7
A In 7			÷	27 44						D In 13 - 14			~	23 40	D Out 13 - 14			e	19 3	9
A In 8			10	26 43						D In 15 - 16			9	22 39	D Out 15 - 16			2	18 3	5
A In 9	-	e	17	33 50						D In 17 - 18	7	2	17	33 50	D Out 17 - 18	7	7	13	29 4	9
A In 10			16	32 49						D In 19 - 20			16	32 49	D Out 19 - 20			12	28 4	ŝ
A In 11			15	31 48						D In 21 - 22			15	31 48	D Out 21 - 22			F	27 4	4
A In 12			14	30 47						D In 23 - 24			14	30 47	D Out 23 - 24			9	26 4	ņ
A In 13			13	29 46						D In 25 - 26	2	2	6	25 42	D Out 25 - 26	7	7	ŝ	21 3	8
A In 14			12	28 45						D In 27 - 28			8	24 41	D Out 27 - 28			4	20 3	7
A In 15			÷	27 44						D In 29 - 30			2	23 40	D Out 29 - 30			e	19 3	9
A In 16			10	26 43						D In 31 - 32			9	22 39	D Out 31 - 32			2	18 3	5
A In 17	2	-	17	33 50						D In 33 - 34	7	-	6	25 42	D Out 33 - 34	7	-	ŝ	21 3	8
A In 18			16	32 49	6					D In 35 - 36			8	24 41	D Out 35 - 36			4	20 3	7
A In 19			15	31 48						D In 37 - 38			~	23 40	D Out 37 - 38			e	19 3	9
A In 20			14	30 47						D In 39 - 40			9	22 39	D Out 39 - 40			2	18 3	5
A In 21			13	29 46						D In 41 - 42	e	2	17	33 50	D Out 41 - 42	e	7	13	29 4	9
A In 22			12	28 45						D In 43 - 44			16	32 49	D Out 43 - 44			12	28 4	ŝ
A In 23			Ξ	27 44						D In 45 - 46			15	31 48	D Out 45 - 46			Ħ	27 4	4
A In 24			10	26 43						D In 47 - 48			14	30 47	D Out 47 - 48			9	264	3

# 24 Analog Inputs

.friir/iig/ut\_...

		Pins	GND																												
	tputs	Con	+																												
	tal Ou	adc																													
DC Cards	Digi	Port																													
2		Pins	GND -																												
uts	nputs	Con	+																												
og Outp	Digital Ir	adc																													
s Anal		Port																													
4				Ņ	<del></del>	o,	6	œ	7	Ģ	ŝ	Ņ	<del></del>	o	6	œ	2	Ģ	ŝ	0	٥,	ø	7	Ģ	ņ	4	ņ	Ņ	Ţ	o,	6
ts		ins	Q	25 4	24 4	23 4	33	21 3	20	19 3	18 3	25 4	24 4	23 4	23	21 3	20	19 3	18 3	33 5	32 4	31 4	30 4	29 4	28 4	27 4	26 4	25 4	24 4	23	23
ndı	uts	<b></b>	9 +	6	œ	~	9	ß	4	e	2	6	œ	~	9	ß	4	e	2	1	16	15	4	<del>1</del> 3	12	÷	₽	6	8	~	ø
og Ir	Dutp	con		-								e								7								2			
nalc	og (	2		÷								÷								÷								÷			
8 A	Anal	a		_	~	~			<i>(</i> 0	~	~	~	0	-	2	e	4	5	9	7	8	6	0	-	2	e	4	5	9	2	8
4		Port		A Out	A Out 3	A Out 3	A Out 4	A Out (	A Out 6	A Out 7	A Out 8	A Out 9	V Out 1	V Out 1	V Out 1	V Out 1	V Out 1	V Out 1	V Out 1	V Out 1	V Out 1	V Out 1	A Out 2	A Out 2	V Out 2	A Out 2	A Out 2	A Out 2	V Out 2	A Out 2	A Out 2
g				_	_	_	_	-	_	-	_	_	-	-	-	-	-	-	-	-	-	-	-	-	-	_	-	-	~	-	_
alo		s	0	3 50	2 49	I 48	9 47	9 46	3 45	7 44	3 43	3 50	2 49	I 48	0 47	9 46	3 45	7 44	3 43	3 50	2 49	I 48	0 47	9 46	3 45	7 44	3 43	3 50	2 49	I 48	0 47
An	S	Pir I	4 0	7 33	6 3	Э	4 3(	33	28	10	0	7 33	9 3	ю 2	4 3(	33	й г	12	0	7 33	93 9	э. 2	4 3(	3 3	28	5	0	7 33	93 27	α. 2	4 30
ack	Ind	5		_	-	-	-	-	-	-	-	~	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	~	-	-	-
I rê	og Ir	ŭ		-																-											
48	nalo	B		-								-								2								2			
													_									_	_	_	•	-	-		~	~	œ

.twinlight\_\_

38	37	36	35	42	41	40	39	38	37	36	35	42	41	40	39	38	37	36	35
5	20	19	18	25	24	23	22	2	20	19	18	25	24	23	22	21	20	19	18
S	4	e	2	6	œ	~	9	ß	4	e	2	6	œ	~	9	ß	4	e	2
				-								e							
				2								2							
Out 29	Out 30	Out 31	Out 32	Out 33	Out 34	Out 35	Out 36	Out 37	Out 38	Out 39	Out 40	Out 41	Out 42	Out 43	Out 44	Out 45	Out 46	Out 47	Out 48
Ā	Ā	Ā	Ā	Ā	Ā	Ā	Ă	Ā	Ă	Ā	Ā	Ā	Ā	Ā	Ā	Ă	Ă	Ā	Ā
46	45	44	43	50	49	48	47	46	45	44	43	50	49	48	47	46	45	44	43
29		~	6	e	2	Ξ	30	29	28	27	26	33	32	31	30	29	28	27	26
1	28	3	ñ	e	e														
13	12 28	11 27	10 2(	17 3	16 3	15	14	13	12	÷	₽	1	16	15	14	13	4	÷	9
13	12 28	11 27	10 2	1 17 3	16 3	15 3	14	13	12	Ħ	10	3 17	16	15	14	13	12	ŧ	10
13	12 28	11 27	10 20	3 1 17 3	16 3	15 3	14	13	12	11	10	3 3 17	16	15	14	13	12	11	10

.twirlight\_ TM

3.1.4 48 Track Analog plus Digital 48 Digital I/Os 48 Analog Inputs 48 Analog Outputs 3 QDC Cards

		•	46	45	44	43	38	37	36	35	46	45	44	43	38	37	36	35	46	45	44	43	38	37	36	35		
	ins	ND ND	29	28	27	26	5	20	19	18	29	28	27	26	5	20	19	18	29	28	27	26	5	20	19	18		
ţ		+	13	12	÷	9	2	4	e	2	13	12	=	9	2	4	e	2	13	12	÷	9	S	4	e	2		
utput	Con		2				2				2				2				2				2					
tal O	abc		-				-				7				7				e				e					
Digi	Port		0 0 ut 1 - 2	0 Out 3 - 4	0 Out 5 - 6	0 Out 7 - 8	Out 9 - 10	Out 11 - 12	Out 13 - 14	Out 15 - 16	Out 17 - 18	Out 19 - 20	Out 21 - 22	Out 23 - 24	Out 25 - 26	Out 27 - 28	Out 29 - 30	Out 31 - 32	Out 33 - 34	Out 35 - 36	Out 37 - 38	Out 39 - 40	Out 41 - 42	Out 43 - 44	Out 45 - 46	Out 47 - 48		
							٥	۵	۵	۵	۵	٥	٥	٥	۵	۵	٥	۵	٥	۵	۵	۵	۵	٥	۵	٥		
			50	49	48	47	42	41	40	39	50	49	48	47	42	41	40	39	50	49	48	47	42	41	40	39		
	Pins	GND	33	32	31	30	25	24	23	22	33	32	31	30	25	24	23	22	33	32	31	30	25	24	23	22		
s		+	17	16	15	14	6	œ	~	9	17	16	15	14	6	œ	~	9	17	16	15	14	6	œ	~	9		
Input	Con		2				2				2				2				2				2					
gital	abc		-				-				2				0				e				e					
Dić	ب		- 2	8 - 4	9 - 9	. 8	- 10	- 12	8 - 14	i - 16	- 18	- 20	52	8 - 24	i - 26	- 28	- 30	- 32	34	95 - 36	- 38	- 40	- 42	8 - 44	6 - 46	- 48		
	Pod		DIn	DIn	DIn	DIn	D In 9	D In 1	D In 18	D In 15	D In 17	D In 19	D In 21	D In 23	D In 25	D In 27	D In 29	D In 31	D In 33	D In 35	D In 37	D In 39	D In 41	D In 43	D In 45	D In 47		
	s		42	41	40	39	38	37	36	35	42	41	40	39	38	37	36	35	42	41	40	39	38	37	36	35	42	4
S	E.	СN	25	24	23	22	2	20	19	18	25	24	23	22	2	20	19	18	25	24	23	22	2	20	19	18	25	24
put		+	6	80	~	9	2	4	e	2	6	8	~	9	2	4	e	2	6	80	7	9	2	4	e	0	6	œ
Out	Col		-								e								-								ŝ	
าลไอดู	abc		-								-								2								2	
A			Ξ	2	e	t 4	t 5	t 6	it 7	t 8	t 9	9	÷	t 12	t 13	ıt 14	ut 15	ut 16	ut 17	ut 18	ut 19	it 20	it 21	ut 22	out 23	Dut 24	ut 25	ut 26
	P of		out	out	out	õ	õ	õ	õ	õ	õ	out	ort	0	5	õ	õ	õ	õ	õ	õ	5	õ	ō	υ.	~	ō	ō
	Pol		A Out	A Out	A Out	A Out	A Ou	A Out	A Out	A Ou	A Ou	A OL	A OL	A OI	A OI	A OL	A OL	A Ou	A OL	0 V	Ā	Ā	٩ ٥	ō <				
	Poi		50 A Out	49 A Out	48 A Out	47 A Out	46 A Ou	45 A Ou	44 A Ou	43 A Ou	50 A Ou	49 A Out	48 A Out	47 A Ou	46 A Ou	45 A OL	44 A OI	43 A OI	50 A OI	49 A OL	48 A OL	47 A Ou	46 A Ou	45 A OI	44 A C	43 A C	50 A OI	49 A O
	Pins Por	GND -	33 50 A Out	32 49 A Out	31 48 A Out	30 47 A Oui	29 46 A Ou	28 45 A Ou	27 44 A Ou	26 43 A Ou	33 50 A OU	32 49 A Out	31 48 A Out	30 47 A Ou	29 46 A Ou	28 45 A OL	27 44 A OL	26 43 A OI	33 50 A OI	32 49 A OI	31 48 A OL	30 47 A Ou	29 46 A Ou	28 45 A O	27 44 A C	26 43 A C	33 50 A OI	32 49 A O
uts	Pins Por	+ GND -	17 33 50 A Out	16 32 49 A Out	15 31 48 A Out	14 30 47 A Oui	13 29 46 A Ou	12 28 45 A Ou	11 27 44 A Ou	10 26 43 A Ou	17 33 50 A Ou	16 32 49 A Out	15 31 48 A Out	14 30 47 A Ou	13 29 46 A Ou	12 28 45 A OL	11 27 44 A Ou	10 26 43 A Ou	17 33 50 A OI	16 32 49 A OI	15 31 48 A Ou	14 30 47 A Ou	13 29 46 A Ou	12 28 45 A OI	11 27 44 A C	10 26 43 A C	17 33 50 A O	16 32 49 A O
t Inputs	Con Pins Por	+ GND -	1 17 33 50 A Out	16 32 49 A Out	15 31 48 A Out	14 30 47 A Oui	13 29 46 A Ou	12 28 45 A Ou	11 27 44 A Ou	10 26 43 A Ou	3 17 33 50 A Ou	16 32 49 A Out	15 31 48 A Out	14 30 47 A Ou	13 29 46 A Ou	12 28 45 A OL	11 27 44 AO	10 26 43 A OI	1 17 33 50 A O	16 32 49 A OI	15 31 48 A OL	14 30 47 A Ou	13 29 46 A Ou	12 28 45 A OI	11 27 44 A C	10 26 43 A C	3 17 33 50 A O	16 32 49 A O
nalog Inputs	QDC Con Pins Por	+ GND -	1 1 17 33 50 A Out	16 32 49 A Out	15 31 48 A Out	14 30 47 A Ou	13 29 46 A Ou	12 28 45 A Ou	11 27 44 A Ou	10 26 43 A Ou	1 3 17 33 50 A OU	16 32 49 A Out	15 31 48 A Out	14 30 47 A Ou	13 29 46 A Ou	12 28 45 A OL	11 27 44 A OL	10 26 43 A OI	2 1 17 33 50 A Ou	16 32 49 A OI	15 31 48 A OI	14 30 47 A Ou	13 29 46 A Ou	12 28 45 A OI	11 27 44 A C	10 26 43 A C	2 3 17 33 50 A OI	16 32 49 A O
Analog Inputs	Port QDC Con Pins Por	+ GND -	Aln 1 1 1 17 33 50 A Out	Aln 2 16 32 49 A Out	Aln 3 15 31 48 A Out	Aln 4 14 30 47 A Ou	Aln 5 13 29 46 A Ou	Aln 6 12 28 45 A Ou	AIn 7 11 27 44 A 0u	Aln 8 10 26 43 A Ou	Aln 9 1 3 17 33 50 AOU	Vin 10 16 32 49 A Out	\In 11 15 31 48 A Out	VIn 12 14 30 47 A Ou	In 13 13 29 46 A Ou	iln 14 12 28 45 A Ou	\In 15 11 27 44 A 0	In 16 10 26 43 A Ou	VIn 17 2 1 17 33 50 A Ou	1 In 18 16 32 49 A Ou	1n 19 15 31 48 A Ou	In 20 14 30 47 A Ou	In 21 13 29 46 A Ou	LIN 22 12 28 45 A OI	LIN 23 11 27 44 A C	LIN 24 10 26 43 A C	\ln 25 2 3 17 33 50 A OI	In 26 16 32 49 A O

.triir/in/11t\_\_\_

																	_				
	_	~	•				_	_	~	~	_					_	_	~	_		
3 40	2 39	1 38	0 37	9 36	8 35	5 42	4 41	3 40	2 39	1 38	0 37	9 36	8 35	5 42	4 41	3 40	2 39	1 38	0 37	9 36	8 35
7 23 40	6 22 39	5 21 38	4 20 37	3 19 36	2 18 35	9 25 42	8 24 41	7 23 40	6 22 39	5 21 38	4 20 37	3 19 36	2 18 35	9 25 42	8 24 41	7 23 40	6 22 39	5 21 38	4 20 37	3 19 36	2 18 35
7 23 40	6 22 39	5 21 38	4 20 37	3 19 36	2 18 35	1 9 25 42	8 24 41	7 23 40	6 22 39	5 21 38	4 20 37	3 19 36	2 18 35	3 9 25 42	8 24 41	7 23 40	6 22 39	5 21 38	4 20 37	3 19 36	2 18 35
7 23 40	6 22 39	5 21 38	4 20 37	3 19 36	2 18 35	3 1 9 25 42	8 24 41	7 23 40	6 22 39	5 21 38	4 20 37	3 19 36	2 18 35	3 3 9 25 42	8 24 41	7 23 40	6 22 39	5 21 38	4 20 37	3 19 36	2 18 35
out 27 7 23 40	out 28 6 22 39	out 29 5 21 38	out 30 4 20 37	out 31 3 19 36	out 32 2 18 35	out 33 3 1 9 25 42	but 34 8 24 41	out 35 7 23 40	out 36 6 22 39	out 37 5 21 38	out 38 4 20 37	out 39 3 19 36	out 40 2 18 35	but 41 3 3 9 25 42	but 42 8 24 41	out 43 7 23 40	but 44 6 22 39	but 45 5 21 38	out 46 4 20 37	out 47 3 19 36	out 48 2 18 35
A Out 27 7 23 40	A Out 28 6 22 39	A Out 29 5 21 38	A Out 30 4 20 37	A Out 31 3 19 36	A Out 32 2 18 35	A Out 33 3 1 9 25 42	A Out 34 8 24 41	A Out 35 7 23 40	A Out 36 6 22 39	A Out 37 5 21 38	A Out 38 4 20 37	A Out 39 3 19 36	A Out 40 2 18 35	A Out 41 3 3 9 25 42	A Out 42 8 24 41	A Out 43 7 23 40	A Out 44 6 22 39	A Out 45 5 21 38	A Out 46 4 20 37	A Out 47 3 19 36	A Out 48 2 18 35
48 A Out 27 7 23 40	47 A Out 28 6 22 39	46 A Out 29 5 21 38	45 A Out 30 4 20 37	44 A Out 31 3 19 36	43 A Out 32 2 18 35	50 A Out 33 3 1 9 25 42	49 A Out 34 8 24 41	48 A Out 35 7 23 40	47 A Out 36 6 22 39	46 A Out 37 5 21 38	45 A Out 38 4 20 37	44 A Out 39 3 19 36	43 A Out 40 2 18 35	50 A Out 41 3 3 9 25 42	49 A Out 42 8 24 41	48 A Out 43 7 23 40	47 A Out 44 6 22 39	46 A Out 45 5 21 38	45 A Out 46 4 20 37	44 A Out 47 3 19 36	43 A Out 48 2 18 35
31 48 A Out 27 7 23 40	30 47 A Out 28 6 22 39	29 46 A Out 29 5 21 38	28 45 A Out 30 4 20 37	27 44 A Out 31 3 19 36	26 43 A Out 32 2 18 35	33 50 A Out 33 3 1 9 25 42	32 49 A Out 34 8 24 41	31 48 A Out 35 7 23 40	30 47 A Out 36 6 22 39	29 46 A Out 37 5 21 38	28 45 A Out 38 4 20 37	27 44 A Out 39 3 19 36	26 43 A Out 40 2 18 35	33 50 A Out 41 3 3 9 25 42	32 49 A Out 42 8 24 41	31 48 A Out 43 7 23 40	30 47 A Out 44 6 22 39	29 46 A Out 45 5 21 38	28 45 A Out 46 4 20 37	27 44 A Out 47 3 19 36	26 43 A Out 48 2 18 35
15 31 48 A Out 27 7 23 40	14 30 47 A Out 28 6 22 39	13 29 46 A Out 29 5 21 38	12 28 45 A Out 30 4 20 37	11 27 44 A Out 31 3 19 36	10 26 43 A Out 32 2 18 35	17 33 50 A Out 33 3 1 9 25 42	16 32 49 A Out 34 8 24 41	15 31 48 A Out 35 7 23 40	14 30 47 A Out 36 6 22 39	13 29 46 A Out 37 5 21 38	12 28 45 A Out 38 4 20 37	11 27 44 A Out 39 3 19 36	10 26 43 A Out 40 2 18 35	17 33 50 A Out 41 3 3 9 25 42	16 32 49 A Out 42 8 24 41	15 31 48 A Out 43 7 23 40	14 30 47 A Out 44 6 22 39	13 29 46 A Out 45 5 21 38	12 28 45 A Out 46 4 20 37	11 27 44 A Out 47 3 19 36	10 26 43 A Out 48 2 18 35
15 31 48 A Out 27 7 23 40	14 30 47 A Out 28 6 22 39	13 29 46 A Out 29 5 21 38	12 28 45 A Out 30 4 20 37	11 27 44 A Out 31 3 19 36	10 26 43 A Out 32 2 18 35	1 17 33 50 A Out 33 3 1 9 25 42	16 32 49 A Out 34 8 24 41	15 31 48 A Out 35 7 23 40	14 30 47 A Out 36 6 22 39	13 29 46 A Out 37 5 21 38	12 28 45 A Out 38 4 20 37	11 27 44 A Out 39 3 19 36	10 26 43 A Out 40 2 18 35	3 17 33 50 A Out 41 3 3 9 25 42	16 32 49 A Out 42 8 24 41	15 31 48 A Out 43 7 23 40	14 30 47 A Out 44 6 22 39	13 29 46 A Out 45 5 21 38	12 28 45 A Out 46 4 20 37	11 27 44 A Out 47 3 19 36	10 26 43 A Out 48 2 18 35
15 31 48 A Out 27 7 23 40	14 30 47 A Out 28 6 22 39	13 29 46 A Out 29 5 21 38	12 28 45 A Out 30 4 20 37	11 27 44 A Out 31 3 19 36	10 26 43 A Out 32 2 18 35	3 1 17 33 50 A Out 33 3 1 9 25 42	16 32 49 A Out 34 8 24 41	15 31 48 A Out 35 7 23 40	14 30 47 A Out 36 6 22 39	13 29 46 A Out 37 5 21 38	12 28 45 A Out 38 4 20 37	11 27 44 A Out 39 3 19 36	10 26 43 A Out 40 2 18 35	3 3 17 33 50 A Out 41 3 3 9 25 42	16 32 49 A Out 42 8 24 41	15 31 48 A Out 43 7 23 40	14 30 47 A Out 44 6 22 39	13 29 46 A Out 45 5 21 38	12 28 45 A Out 46 4 20 37	11 27 44 A Out 47 3 19 36	10 26 43 A Out 48 2 18 35

5nir/in/ht

# APPENDIX - CONNECTION & SIGNAL SPECIFICATIONS

# A2 CONTROL & REFERENCE PINOUTS



Engine System I/O Panel

.tvir/ig/ut\_\_

# A3 GENERAL PURPOSE INTERFACE

Connector	37 Pin D Male	
Input	TTL (1 LS Load)	
Output/Bank	11L (max 511L load	
		GP10.6
		GPIO 5
[		GND
		GPIOBO2
		GPIOBO1
		GND
ſ		GPIOIN 6

2	GPIO 6
3	GPIO 5
4	GND
5	GPIOBO2
6	GPIOBO1
7	GND
8	GPIOIN6
9	GPIOIN 5
10	GND
11	GPIOIN2
12	GPIOIN1
13	GND
14	GPIOOUT6
15	GPIOOUT5
16	GND
17	GPIOOUT2
18	GPIOOUT1
19	GND
20	GPI0B07
21	GND
22	GPI
23	GPIOBO3
24	GND
25	GPIOBO0
26	GPIOIN7
27	GND
28	GPIOIN4
29	GPIOIN 3
30	GND
31	G P I O IN O
32	GPIOOUT7
33	GND
34	GPIOOUT4
35	GPIOOUT3
36	GND
37	GPIO O U T 0



# A4 MIXER

Connector

25 pin D Female

	Mixer	

1	GND
2	RxFFN
3	RxCLKN
4	RxDATN
5	RxWRN
6	NC
7	NC
8	TxFFN
9	TxCLKN
10	TxDATN
11	TxWRPN
12	HSSLDETn
13	SYNCN
14	RxFFP
15	RxCLKP
16	RxDATP
17	RxWRP
18	NC
19	GND
20	TxFFP
21	TXxCLKP
22	TxDATP
23	TxWRP
24	GND
25	SYNCP

.fnir/inf/tt\_

0

#### **A5 CONTROLLER**

Connector

37 pin D Male at Console End

25 pin D Female at Engine End

Ó

Controller

9 pin pigtail D Male at Console End

25 Pin D Type Connector Female	Signal Name	Pairing Details	Signal Name	37 Pin D Type Connector Male
1	GND	Pair 1	GND	1
2	CONTx	Pair 1	RSI2	7
3	CONRx	Pair 2	RSO2	24
5	H-TxDATA	Pair 5	RSO1	6
7	GND	Pair 2	GND	10
9	GND	Pair 5	GND	33
10	CONTxPOS	Pair 3	FS+	13
11	CONRxPOS	Pair 4	TS+	12
20	H-RxDATA	Pair 6	RSI1	25
21	GND	Pair 6	*PR	23
23	CONTXNEG	Pair 3	FS-	31
24	CONRxNEG	Pair 4	TS-	30
9 Pin D Type Connector Male	Signal Name	Pairing Details	Signal Name	37 Pin D Type Connector Male
2	MRXD	Any	MRXD	36
3	MTXD	Any	MTXD	37
5	Gnd	any	Gnd	33

.triirliig/ut\_\_\_

# A6 PRINTER

or Standard 25 pin D female



PIN 1	PSTROBEn
PIN 2	PDR0
PIN 3	PDR1
PIN 4	PDR2
PIN 5	PDR3
PIN 6	PDR4
PIN 7	PDR5
PIN 8	PDR6
PIN 9	PDR7
PIN 10	PRACKn
PIN 11	PRBUSYn
PIN 12	PRERROR
PIN 13	PRSELECT
PIN 14	PRAUTOFDn
PIN 15	PRFAULTn
PIN 16	PRINTITn
PIN 17	PRSELINn
PIN 18	GND
PIN 19	GND
PIN 20	GND
PIN 21	GND
PIN 22	GND
PIN 23	GND
PIN 24	GND
PIN 25	GND

.friir/ing/ut\_\_\_

# A8 9-PIN A

#### Connector

9 pin D Female



PIN 1	GND
PIN 2	9ARxA
PIN 3	9ATxB
PIN 4	GND
PIN 5	NC
PIN 6	GND
PIN 7	9ARxB
PIN 8	9ATxA
PIN 9	NC

#### A9 9-PIN B

Connector

9 pin D Female



PIN 1	GND
PIN 2	9BRxA
PIN 3	9BTxB
PIN 4	GND
PIN 5	NC
PIN 6	GND
PIN 7	9BRxB
PIN 8	9BTxA
PIN 9	NC

.fnir/in/11L

#### A10 9-PIN SLAVE

Connector

9 pin D Female



PIN 1	GND
PIN 2	9BTxA
PIN 3	9RRxB
PIN 4	GND
PIN 5	NC
PIN 6	GND
PIN 7	9BTxB
PIN 8	9BRxA
PIN 9	GND

# A11 LTC - I/O



Connector 9 pin D Male

Input Level -20dbm to +10dbm

Output Level 0dbm

Important note: Unbalanced loads connected to LTC OUT should NOT ground the LTC OUT NEGATIVE signal.

PIN 1	GND
PIN 2	LTC A NEGATIVE
PIN 3	LTC OUT NEGATIVE
PIN 4	GND
PIN 5	LTC B POSITIVE
PIN 6	LTC A POSITIVE
PIN 7	GND
PIN 8	LTC OUT POSITIVE
PIN 9	LTC B NEGATIVE



# A12 SERIAL PORT

Connector

Standard 9 pin D male



PIN 1	SER_DCD
PIN 2	SER_Rx
PIN 3	SER_Tx
PIN 4	SER_DTR
PIN 5	GND
PIN 6	SER_DSR
PIN 7	SER_RTS
PIN 8	SER_CTS
PIN 9	NC

#### A13 MIDI I/O

Connector

9 pin D female

PIN 1	NOT CONNECTED		
PIN 2	MIDI IN NEGATIVE	MIDI IN	DIN PIN 5
PIN 3	MIDI OUT NEGATIVE	MIDI OUT	DIN PIN 5
PIN 4	GND	MIDI THROUGH	DIN PIN 2
PIN 5	MIDI THROUGH POSITIVE	MIDI THROUGH	DIN PIN 4
PIN 6	MIDI POSITIVE	MIDI IN	DIN PIN 4
PIN 7	GND	MIDI OUT	DIN PIN 2
PIN 8	MIDI OUT POSITIVE	MIDI OUT	DIN PIN 4
PIN 9	MIDI THROUGH NEGATIVE	MIDI THROUGH	DIN PIN 5



.fmir/in/ht\_ ТМ

# A14 AES SYNC I/O



Connector

9 pin D Male

PIN 1	GND
PIN 2	AES IN NEGATIVE
PIN 3	AES OUT POSITIVE
PIN 4	BIPHASE TACH
PIN 5	BIP DIRECTION
PIN 6	AES IN POSITIVE
PIN 7	GND
PIN 8	AES OUT NEGATIVE
PIN 9	NOT CONNECTED

#### A15 MODEM

#### Connector

9 pin D Male

Modem	
	0)

PIN 1	MOD_DCD
PIN 2	MOD_RX
PIN 3	MOD_TX
PIN 4	MOD_DTR
PIN 5	GND
PIN 6	MOD_DSR
PIN 7	MOD_RTS
PIN 8	MOS_CTS
PIN 9	NC

.fnir/in/lit

# A16 VGA

Connector	15 pin High Density D Female	
Resolution	1024(H) x 768(V)	
Frequency	HSYNC: 60khz	VSYNC: 75hz SVGA STANDARD



PIN 1	RED
PIN 2	GREEN
PIN 3	BLUE
PIN 4	GND
PIN 5	GND
PIN 6	GND
PIN 7	GND
PIN 8	GND
PIN 10	GND
PIN 11	GND
PIN 12	NC
PIN 13	HSYNC
PIN 14	VSYNC
PIN 15	NC

# A17 VIDEO SYNC - IN

Connector	BNC	
Input Level	1V p-p 75 Ohms Terminated Internally	
A18 Word Clock - In		

Connector	BNC
Input	Optically Isolated
Output Impedence	75 Ohms



# A19 WORD CLOCK - OUT

Connector	BNC
Output Level	>4.3V TTL
Output Impendence	75 Ohms

.fnir/in/11L

#### A20 DIMENSIONS

#### A20.1 ENGINE



\_fwir/ig/ut\_\_

.twin/in/lit\_...

\_fwir/ig/ut\_\_

.twin/in/lit\_...

\_fwir/ig/ut\_\_

.triir/ig/ut\_\_\_

\_fwir/ig/ut\_\_